MIPS Becomes RISC-V
eejournal.com
MIPS Becomes RISC-V
1–10 of 225 posts
Re: MIPS Becomes RISC-V
#2Re: MIPS Becomes RISC-V
#3Re: MIPS Becomes RISC-V
#4Re: MIPS Becomes RISC-V
#5Is MIPS still a big enough name to make this much of a coup for RISC-V? Or is this the last-ditch effort of a fallen star of the semi market?
Re: MIPS Becomes RISC-V
#6Re: MIPS Becomes RISC-V
#7Re: MIPS Becomes RISC-V
#8This is huge. It looks like the only architectures widely-deployed in ten years will be x86, ARM, Power, and RISC-V (maybe also SPARC64 in Japan, although that's rare in the US).
Re: MIPS Becomes RISC-V
#9This is huge. It looks like the only architectures widely-deployed in ten years will be x86, ARM, Power, and RISC-V (maybe also SPARC64 in Japan, although that's rare in the US).
AVX512 (x86 512-bit), SVE (ARM 512-bit), NVidia PTX / SASS (32x32-bit), AMD RDNA (32x32-bit), AMD CDNA (64x32-bit).
64-bit cores (aka: classic CPUs) are looking like a solved problem, and are becoming a commodity. SIMD compute however, remains an open question. NVidia probably leads today, but there seems to be plenty of room for smaller players.
Heck, one major company (AMD) is pushing 32x32-bit on one market (6xxx series) and 64x32-bit in another market (MI100 / Supercomputers).
Re: MIPS Becomes RISC-V
#10If you can't beat 'em, join 'em?