Live data from Hacker News

CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

theopenreader.org

1–10 of 166 posts

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#3
Hey Siri, show me an example of an oxymoron!

> CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#4

Hey Siri, show me an example of an oxymoron! > CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

There's no mention of SLMs or LLMs, though.

> This work represents a compelling real-world demonstration of “tiny AI” — highly specialised, minimal-footprint neural networks

FPGAs for Neural Networks have been s thing since before the LLM era.

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#5
Does anyone know why they are using language models instead of a more purpose-built statistical model? My intuition is that a language model would either be overfit, or its training data would have a lot of noise unrelated to the application and significantly drive up costs.

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#6
post #4

Hey Siri, show me an example of an oxymoron! > CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

There's no mention of SLMs or LLMs, though. > This work represents a compelling real-world demonstration of “tiny AI” — highly specialised, minimal-footprint neural networks FPGAs for Neural Networks have been s thing since before the LLM era.

Huh? The first paragraph literally says they are using LLMs

> [ GENEVA, SWITZERLAND — March 28, 2026 ] — CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#7
post #4

Hey Siri, show me an example of an oxymoron! > CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

There's no mention of SLMs or LLMs, though. > This work represents a compelling real-world demonstration of “tiny AI” — highly specialised, minimal-footprint neural networks FPGAs for Neural Networks have been s thing since before the LLM era.

[deleted]

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#8

Hey Siri, show me an example of an oxymoron! > CERN is using extremely small, custom large language models physically burned into silicon chips to perform real-time filtering of the enormous data generated by the Large Hadron Collider (LHC).

Are they some ancient small-scale integration VLSI design? Do they broadcast on a low-frequency VHF band? Face it: Oxymorons like those are part of the technical world. "VLSI" was a current term back when whole CPUs were made out of fewer transistors than we use for register files now, and "VHF" is low frequency even by commercial broadcasting standards.

Re: CERN uses ultra-compact AI models on FPGAs for real-time LHC data filtering

#9
post #5

Does anyone know why they are using language models instead of a more purpose-built statistical model? My intuition is that a language model would either be overfit, or its training data would have a lot of noise unrelated to the application and significantly drive up costs.

This might be some journalistic confusion. If you go to the CERN documentation at https://twiki.cern.ch/twiki/bin/view/CMSPublic/AXOL1TL2025 it states

> The AXOL1TL V5 architecture comprises a VICReg-trained feature extractor stacked on top of a VAE.

Post reply on HN