Live data from Hacker News

The Economist on Intel versus ARM

economist.com

1–10 of 31 posts

Re: The Economist on Intel versus ARM

#4
>Using a three-dimensional chip design Intel plans to shrink that even further over the next couple of years, to 22nm and then 14nm, and sell chips that beat the competition on both energy-efficiency and performance.

/facepalm.

The rest is pretty good, though, I think.

Re: The Economist on Intel versus ARM

#5
post #4

>Using a three-dimensional chip design Intel plans to shrink that even further over the next couple of years, to 22nm and then 14nm, and sell chips that beat the competition on both energy-efficiency and performance. /facepalm. The rest is pretty good, though, I think.

What is wrong with that statement? Intel is using a new 3D Tri-Gate Transitor tech for 22nm & have plans for 14nm in the future.

Re: The Economist on Intel versus ARM

#7
post #4

>Using a three-dimensional chip design Intel plans to shrink that even further over the next couple of years, to 22nm and then 14nm, and sell chips that beat the competition on both energy-efficiency and performance. /facepalm. The rest is pretty good, though, I think.

What's wrong? I can't see anything except extra dash in "energy efficiency"

Re: The Economist on Intel versus ARM

#8
post #5
post #4

>Using a three-dimensional chip design Intel plans to shrink that even further over the next couple of years, to 22nm and then 14nm, and sell chips that beat the competition on both energy-efficiency and performance. /facepalm. The rest is pretty good, though, I think.

What is wrong with that statement? Intel is using a new 3D Tri-Gate Transitor tech for 22nm & have plans for 14nm in the future.

Pretty much everyone outside Intel thinks FinFETs should not be called 3D, since 3D was already used to refer to die stacking.

Re: The Economist on Intel versus ARM

#9
post #8
post #5

Earlier quoted context omitted.

What is wrong with that statement? Intel is using a new 3D Tri-Gate Transitor tech for 22nm & have plans for 14nm in the future.

Pretty much everyone outside Intel thinks FinFETs should not be called 3D, since 3D was already used to refer to die stacking.

Not to mention that chips are already 3D with multiple metal layers.
Post reply on HN