781–790 of 1001 posts
Rip apple. They're going to either have to copy Intel/amd Instruction sets or be surpassed by the power of SIMD.
You need to understand ARM also has its own SIMD instruction set called NEON, and from what I've heard it offers more flexibility than Intel's.
Earlier quoted context omitted.
I'll bite. > Current A12z chips are highly performant; Apple is > roughly one chip cycle ahead on perfomance/watt from > any other manufacturer. We haven't been able to compare them. Micro-benchmarks do not count because mobile versions of Apple chips haven't been designed for desktop requirements. People love comparing CPU cores with micro-benchmarks, but the hardest thing for a modern desktop/server chip is to feed…
> Look, AMD is not stupid, and they're on the same node Apple will be using Could you elaborate? What do you mean with the "same node"?
Earlier quoted context omitted.
I don't know that Apple ever really talks the fact that their chips are based on ARM during this kind of event.
It's funny how that works. This story may be only tangentially related, but here goes: A few years back, I was visiting the local ARM offices in Trondheim, Norway. I happened to mention something about the iPhones using their processors, and my host immediately said, “I am not allowed to comment on that”. But everybody knows it, I said. In response, he said yes, but he still can't talk about it. Possibly, he broke th…
Earlier quoted context omitted.
x86 is only dead because CISC is dead. Now we just have to wait for Intel to go "full IBM" and try to ban people from writing emulators...
I don't think they can ban emulators without just straight up banning competitors like AMD that make compatible chips. (which presumably they would have done if they could)
Rosetta 2 - the interesting bit was that it was going to pre-translate binaries instead of at runtime. The implications for actual VM emulation is that Rosetta won't work for run time environments like OS emulation. They touched on it briefly with the emulation technologies bit, but it looks like it will be separate from, and likely much less performant than Rosetta.
> Rosetta won't work for run time environments like OS emulation They literally showed a demo of Parallels with Ubuntu for Intel running inside it.
Commenters here seem dubious. I’ll take the contra-position. This feels to me like it’s going to be great; a big win for consumers and developers. Current A12z chips are highly performant; Apple is roughly one chip cycle ahead on perfomance/watt from any other manufacturer. I presume their consumer hardware will launch with an A13Z, or maybe an A14 type chip. Apple has consistently shipped new chip designs on time; I…
> So, I’m predicting an MBP 13 - 16 range with an extra three hours of battery life+, and 20-30% faster. I'm predicting the opposite: you won't actually see any difference. Once you look closely at power profiles on modern machines you'll see that most energy is going into display and GPU. CPUs mostly run idle. Even if you had a theoretical CPU using zero energy, most people are not going to get 30% battery life gain…
[1] https://arstechnica.com/gadgets/2020/03/macbook-air-2020-rev...
Earlier quoted context omitted.
Not sure what the problem is. Apple is merely transitioning to a new CPU architecture. If you're a low level developer, you'll be working in ARM assembler rather than x86 assembler.
They may be moving to a new CPU architecture, but given Apple's track record of trying to lock you into their ecosystem, I wouldn't be surprised if they made your life a living hell if you tried to install anything other than Mac OS. Think about android smartphones for instance. I can't simply load up a new operating system by downloading the .iso file into my phone and boot into the boot selection menu just by holdi…
> Locked down to oblivion, everything requiring to be signed, no i-know-what-im-doing option in the settings anywhere to just disable everything and get on with your day.
If you really know what you are doing, you should know how to disable and enable SIP.