Viewing profile — ranma42
ranma42
HN member- Joined
- Tue, Nov 21, 2017, 11:04 PM UTC
- HN karma
- 162
- Public activity
- 64 items
- HN profile
- View on Hacker News ↗
About ranma42
No profile information was provided.
Recent public activity
-
comment
Comment #48343577
How do you distinguish between input (Keyboard/USB) and output (Browser/Graphics stack) delays in this test?
-
comment
Comment #48170262
> No BSP, no kernel source, no vendor documentation — just a DTB extracted from the stock Android firmware and rebuilt from there. Judging from the build.sh, it looks like this is …
-
comment
Comment #47931424
> The TL-SG108 uses a 4Mbit (512KiB) SPI flash chip from Cfeon, which is too small to contain any assets for a web management interface The https://github.com/logicog/RTLPlayground…
-
comment
Comment #45556778
IIRC ReactOs forbids you from contributing if you had access to the windows source code in some way shape or form.
-
comment
Comment #45555974
I've been mounting my 3.5" hard drives on those "fad" rubber band 5.25" drive bay adapters for decades and have not noticed any increased failure rate at all. Sure, seek time may b…
-
comment
Comment #45488299
Not OP, but I installed a "Balcony solar" 1.4kWp panels 2.4kWh battery system on my parents garage. The only subsidy was the tax free purchase of the components (we did file for an…
-
comment
Comment #45280229
> you are recommended to get the shingles vaccine instead of the chickenpox vaccine since the way the disease presents and how the body reacts to it changes with age (technically s…
-
comment
Comment #44853284
It does say "Certain cough medicines and illicit hallucinogenic substances are also known to trigger it"
-
comment
Comment #44502379
BTW looking at the 8051 patch bytes, they look like 8051 code to me. 0x02 is the ljmp opcode, so this is a jump table: 0x02, 0x40, 0x58, 0x02, 0x40, 0x4e, 0x02, 0x44, 0x00, 0x02, 0…
-
comment
Comment #44371143
I have the ST one (X-NUCLEO-LPM01A), but its range is actually not enough for something like an ESP32, it goes into "overload" as the max current is 50mA for dynamic (100kHz bandwi…
-
comment
Comment #44346728
The partition table listing from the microSD card shown in the video (before installing a custom u-boot/Linux) shows partitions marked as the Linux partition type at least.
-
comment
Comment #44259250
The amount of power you can dump for balancing is just a fraction of the charge/discharge power (because it only needs to offset differences in self-discharge rate). So you still n…
-
comment
Comment #44013604
> Since there's no point in generating keys for a device which will not be used in Japan, non-Japan SKUs don't have Osaifu-Keitai functionality. So even if you rooted your phone an…
-
comment
Comment #43877314
In a similar vein, there is https://aminet.net/package/mus/misc/AlgoMusic2_4u.lha , from ~96 or so.
-
comment
Comment #43377601
I do actually see the problem that the ESP32 doesn't automatically reconnect to the stronger AP. I think this gets triggered when then stronger AP is briefly unavailable (reboot or…
-
comment
Comment #42410044
> I also upgraded OpenWrt Routers by soldering bigger RAM and bigger flash chips in the past Sadly this is harder than it used to be because with devicetree the flash size is hardc…
-
comment
Comment #37291005
> Pixel (4 or later), or Pixel Watch, Unfortunately I could not get Suica to work on my Pixel 7a, while a fellow traveller with an iPhone had no issue. So AFAICT for Pixels you sad…
-
comment
Comment #37284002
Also OpenWRT udev itself is tiny: 20.0K Oct 13 2022 /usr/lib/libudev.so.1 8.0K Dec 15 2022 /sbin/udevtrigger
-
comment
Comment #37201589
Vodafone in Germany was happy to give me an eSIM for a prepaid plan, not even a store visit required (but it did require taking a photo of my ID and a identity verification video c…
-
comment
Comment #36344301
Athereos wireless cards (ath10k) have also used Xtensa. And the audio DSP in newer intel chipsets (e.g. Apollo Lake) is also Xtensa-based, but unfortunately quite locked down (sign…
-
comment
Comment #35747415
> Now you might ask, why does the webcam have an endpoint with a 0 byte MaxPacketSize on its first interface? Who knows! This one has a simple answer: USB is a shared bus and limit…
-
comment
Comment #34393680
RK3568 / RK3588 have 3 SATA controllers and for example the Rock Pi 3A seems to have the SATA routed to the bottom m.2 connector, as well as the possibility to switch the USB3 port…
-
comment
Comment #34307953
I think the article in question actually is for older BIOSes that don't have flashback or similar. Instead this relies on the "BIOS Boot Block" still being intact in the flash, so …
-
comment
Comment #33383924
DisplayPort is the more surprising one. DDC came from VGA and DVI and uses the I2C lines that also connect the EDID EEPROM, but Displayport doesn't even have I2C pins if you look a…
-
comment
Comment #33296641
> 64 registers with 3 registers per instruction would require 21 bits Actually only 18. With 21 bits you can get 128 registers.