Pushing the limits of RISC-V emulation

I’ve been working on speeding up RISC-V emulation for my work, and I wrote a detailed blog about my learning. For some benchmarks, it now reaches roughly 85% of equivalent native throughput on an Apple M3.

I’d appreciate feedback from people who have worked on emulators, binary translation, JIT/AOT compilers.