Matrix multiplication hardware architectures requiring half the multipliers
github.com