Verilog for all proposed RISC-V bitmanip instructions #1 Post by blacksmythe » Fri, Aug 23, 2019, 3:12 PM UTC Verilog for all proposed RISC-V bitmanip instructionsgithub.com