Live data from Hacker News

Computers without clocks (2002) [pdf]

cs.virginia.edu

1–10 of 29 posts

Re: Computers without clocks (2002) [pdf]

#3
Previous discussion from almost exactly three years ago [1]. From my comment that time [2] here is the link to archive.org's copy of Sutherland's FLEET project [3]

[1] https://news.ycombinator.com/item?id=11425533

[2] https://news.ycombinator.com/item?id=11426825

[3] https://web.archive.org/web/20120227072220/http://fleet.cs.b...

Re: Computers without clocks (2002) [pdf]

#4
Heyo, I'm a PhD student in the field. I figured I can talk about its current status.

First, here are various search terms: clockless, self-timed, delay-insensitive, latency-insensitive, quasi delay-insensitive (QDI), speed independent, asynchronous, bundled-data

There are a wide variety of clockless circuits that each make their own timing assumptions. QDI is the most paranoid, making the fewest timing assumptions. Bundled-data is the least paranoid (its effectively clock-gating).

A clockless pipeline is always going to be slower than a clocked one and requires about 2x the area. However, clockless logic is way more flexible, letting you avoid unnecessary computation. Overall, this can mean significantly higher throughput and lower energy, but getting those benefits requires very careful design and completely different computer architectures.

Most of the VLSI industry is woefully uneducated in clockless circuit design and the tools are terribly lacking. I've seen many projects go by that make a synchronous architecture clockless, and they have always resulted in worse performance.

What this means is that it would take billions of dollars for current VLSI companies to retool, and doing so would only give them a one-time benefit. So, you probably won't see clockless processors from any of the big-name companies any time soon. What they seem to be doing right now is buying asynchronous start-ups and shutting them down.

As of the 90nm technology node, its not possible to be switching all of the transistors on chip without lighting a fire. This mean that the 2x area requirement is not much of a problem since a well-designed clockless circuit only needs to switch 25-50% of them at any given time. Also since 90nm, switching frequencies seem to have plateaued with a max of around 10 GHz and typical at around 3 GHz. When minimally sized, simple clockless pipelines (WCHB) can get at most 4 GHz and more complex logic tends to get around 2 GHz (for 28nm technology). Leakage current has become more of a problem, but it's a problem for everyone.

There is a horribly dense wikipedia page on QDI, but it has links to a bunch of other resources if you are curious.

Re: Computers without clocks (2002) [pdf]

#5
post #4

Heyo, I'm a PhD student in the field. I figured I can talk about its current status. First, here are various search terms: clockless, self-timed, delay-insensitive, latency-insensitive, quasi delay-insensitive (QDI), speed independent, asynchronous, bundled-data There are a wide variety of clockless circuits that each make their own timing assumptions. QDI is the most paranoid, making the fewest timing assumptions. B…

If we're looking at a post-Moore's Law interregnum in process improvements before we find some new substrate then that might be a good opportunity to explore things like clockless designs when efforts can take longer to pay out.

Re: Computers without clocks (2002) [pdf]

#6
post #5
post #4

Heyo, I'm a PhD student in the field. I figured I can talk about its current status. First, here are various search terms: clockless, self-timed, delay-insensitive, latency-insensitive, quasi delay-insensitive (QDI), speed independent, asynchronous, bundled-data There are a wide variety of clockless circuits that each make their own timing assumptions. QDI is the most paranoid, making the fewest timing assumptions. B…

If we're looking at a post-Moore's Law interregnum in process improvements before we find some new substrate then that might be a good opportunity to explore things like clockless designs when efforts can take longer to pay out.

And the truth is that we are. Here is a bunch of data on Intel's processes that I've pulled together from various public domain sources. The yield curves are a very rough estimate, so take them with a grain of salt.

https://www.nedbingham.com/intel_max_transistor.png

https://www.nedbingham.com/intel_switching_frequency.png

https://www.nedbingham.com/intel_tdp.png

https://www.nedbingham.com/intel_gate_delay.png

Re: Computers without clocks (2002) [pdf]

#7
I've been designing semiconductors for 23 years. This article is 17 years old and I haven't seen any clockless designs in my professional experience in all of that time.

About 1/3 to 1/2 the power usage is leakage and I don't see how a clockless design will help that. We dynamically lower the voltage and have power islands for unused or lesser used portions.

nbingham makes a great point about the tools. We have invested billions of dollars in tool flows. We are not going to throw that away until we see some proof that clockless designs are better in some measurable ways.

Re: Computers without clocks (2002) [pdf]

#8
post #4

Heyo, I'm a PhD student in the field. I figured I can talk about its current status. First, here are various search terms: clockless, self-timed, delay-insensitive, latency-insensitive, quasi delay-insensitive (QDI), speed independent, asynchronous, bundled-data There are a wide variety of clockless circuits that each make their own timing assumptions. QDI is the most paranoid, making the fewest timing assumptions. B…

> What they seem to be doing right now is buying asynchronous start-ups and shutting them down.

There's a plan!

Re: Computers without clocks (2002) [pdf]

#9

Previous discussion from almost exactly three years ago [1]. From my comment that time [2] here is the link to archive.org's copy of Sutherland's FLEET project [3] [1] https://news.ycombinator.com/item?id=11425533 [2] https://news.ycombinator.com/item?id=11426825 [3] https://web.archive.org/web/20120227072220/http://fleet.cs.b...

There's also https://news.ycombinator.com/item?id=11995966.

Re: Computers without clocks (2002) [pdf]

#10
post #7

I've been designing semiconductors for 23 years. This article is 17 years old and I haven't seen any clockless designs in my professional experience in all of that time. About 1/3 to 1/2 the power usage is leakage and I don't see how a clockless design will help that. We dynamically lower the voltage and have power islands for unused or lesser used portions. nbingham makes a great point about the tools. We have inves…

> This article is 17 years old and I haven't seen any clockless designs in my professional experience in all of that time.

Yeah, async design takes a while, and async chips don't tend to be well advertised, but they are there.

Async FPGA has 60% less power, 70% increased throughput http://csl.yale.edu/~rajit/ps/fpga2p.pdf

High speed routing (from Fulcrum, one of the startups bought by Intel and shut down) https://www.hotchips.org/wp-content/uploads/hc_archives/hc15...

Ultra low power processor https://ieeexplore.ieee.org/abstract/document/1402056/

Ultra low power neural network accelerator from IBM https://www-03.ibm.com/press/us/en/pressrelease/44529.wss

Post reply on HN