Live data from Hacker News

RISC-V SBC VisionFive 2 Officially Shipped

starfivetech.com

41–50 of 105 posts

Re: RISC-V SBC VisionFive 2 Officially Shipped

#41

I have a sifive "unmatched" board sitting here collecting dust, cost me $700 then. Most projects turned out ARM based after I bought it. The site is not working, any price of this board? What's its market, e.g. ip camera? I'm still interested in lower cost ready to go risc-v boards.

$55/$65/$85 for 2GB, 4GB, 8GB plus shipping

Re: RISC-V SBC VisionFive 2 Officially Shipped

#42
post #7

Explaining Computers "StarFive VisionFive 2 RISC-V SBC review, including a demo of an engineering release of Debian, and of Python GPIO control" https://www.youtube.com/watch?v=ykKnc86UtXg

It's sad how 'being able to actually use GPIO pins in software' is an achievement for an SBC. But I do applaud StarFive for actually seeming to throw some support behind their boards. We have been spoiled with Raspberry Pi the past few years prior to the shortages. I wish another vendor could get close to Pi's position to give more competition in terms of support and documentation.

We should remind ourselves that Raspberry Pis are in abundance, just not in the hobbyist channel. Current situation is not unlike the graphics card shortage when crypto miners were on garaunteed purchase contracts

This board has so much going for it. The native M.2 is a highly desireable feature. The only knock is the lack of wifi/bluetooth which can at least be solved with a dongle.

Re: RISC-V SBC VisionFive 2 Officially Shipped

#43
post #40

Earlier quoted context omitted.

> It's a mess at the moment! yea, thats for sure, but i think a lot of promise too... from my cursory testing it seems gui performance is much better than hifive unmatched (window manager, apps, web browser) [edit] add geekbench https://browser.geekbench.com/v5/cpu/compare/17159543?baseli...

> 1 Processor, 1 Core, 4 Threads Any idea why StarFive went with this choice for an SBC? I remember POWER7 also having 4 SMT, but it felt right for a superscalar multi-core CPU.

It has 4 cores with 1 thread each, rather than 1 core with 4 thread

Re: RISC-V SBC VisionFive 2 Officially Shipped

#44
post #40

Earlier quoted context omitted.

> It's a mess at the moment! yea, thats for sure, but i think a lot of promise too... from my cursory testing it seems gui performance is much better than hifive unmatched (window manager, apps, web browser) [edit] add geekbench https://browser.geekbench.com/v5/cpu/compare/17159543?baseli...

> 1 Processor, 1 Core, 4 Threads Any idea why StarFive went with this choice for an SBC? I remember POWER7 also having 4 SMT, but it felt right for a superscalar multi-core CPU.

The link in the GP comment is wrong - both SoCs have 4 cores, each with a single thread.

The reason why this SoC is faster than HiFive Unmatched seems to be down to architectural improvements.

Re: RISC-V SBC VisionFive 2 Officially Shipped

#45
post #12

Earlier quoted context omitted.

Not great; VisionFive appears to be significantly less performant. https://browser.geekbench.com/v5/cpu/compare/17159543?baseli...

afaict rbpi cpu has vector instructions? if so, i wonder how much that contributes to the difference...?

a lot.

Re: RISC-V SBC VisionFive 2 Officially Shipped

#46

I have a sifive "unmatched" board sitting here collecting dust, cost me $700 then. Most projects turned out ARM based after I bought it. The site is not working, any price of this board? What's its market, e.g. ip camera? I'm still interested in lower cost ready to go risc-v boards.

The Unmatched board is great, a real workhorse for building Fedora packages. It was very expensive at release (as was Unleashed) because of the small run, so we hope the VF2 with better performance far lower price will drive more adoption.

Re: RISC-V SBC VisionFive 2 Officially Shipped

#48

Earlier quoted context omitted.

It's sad how 'being able to actually use GPIO pins in software' is an achievement for an SBC. But I do applaud StarFive for actually seeming to throw some support behind their boards. We have been spoiled with Raspberry Pi the past few years prior to the shortages. I wish another vendor could get close to Pi's position to give more competition in terms of support and documentation.

We should remind ourselves that Raspberry Pis are in abundance, just not in the hobbyist channel. Current situation is not unlike the graphics card shortage when crypto miners were on garaunteed purchase contracts This board has so much going for it. The native M.2 is a highly desireable feature. The only knock is the lack of wifi/bluetooth which can at least be solved with a dongle.

The no-wifi seems to just be the kickstarter. When I ordered mine a little while back, they had an option for wifi (extra $8-$10, as I recall). I haven't received it yet...so not sure if it actually does.

Re: RISC-V SBC VisionFive 2 Officially Shipped

#49
post #8

Does anyone know if this SBC contains RISC-V Worldguard capabilities ( https://www.sifive.com/technology/shield-soc-security )? I've been looking for a RISC-V SBC with a way to protect asymmetric keys. The new ESP32 has a dedicated key storage. The SoC docs indicate: • 512 × 32-bit (2 KB) of OTP for key data on-die storage But, that sounds like it's for the likes of secureboot.

No, and there aren't any (public) cores deployed with Worldguard support that I'm aware of, at least none with user-controllable software, nor am I aware of any alternative implementations to Worldguard e.g. FPGA designs for prototyping. Seems like a fairly involved product.

If you just want some kind of trusted key storage/signing inside a secure enclave style design, to keep things secure from the OS/hypervisor, something like Keystone may be more your speed. It largely just re-uses the existing M-mode privilege level to enforce separation from the OS and userspace stack. It isn't 1-to-1 with Worldguard, but it's a start, and in theory you can "just" patch the SBI implementation to support it: http://docs.keystone-enclave.org/en/latest/Getting-Started/H...

Anything implemented today is probably going to be missing some key features of a complete stack, but the parts are all mostly there, and still moving.

Post reply on HN