So, what this project misses, which is quite hard to capture if you think of gates being just on off switches, is the fact that signals are not instantaneous, and everything runs in parallel. As the AND gate 4 gates up the chain switches the NOT gate 4 gates down the chain starts to send different and unstable signals which may or may not be interpreted as a 1 or 0 in the downstream gate. That's the reason computers…
> That's the reason computers have a clock, to make sure all transistors in a given stage of a CPU reach a steady state before moving on to the next instruction. Here I was thinking[1][2] the reason computers had clocks was merely a consequence of the synchronous architectures that characterize them. [1] https://en.wikipedia.org/wiki/Metastability_(electronics) [2] https://en.wikipedia.org/wiki/Quasi-delay-insensitiv…
You are correct that clock free designs exist. But calling it a mere consequence of sync design seems to be a misunderstanding of why sync design has a clock in the first place.