Live data from Hacker News

TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

fuse.wikichip.org

21–30 of 79 posts

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#21
post #15

Earlier quoted context omitted.

AMD has to choose a process years before that process goes into production, so there's a lot of risk that production could get delayed or yields could be poor. AMD could choose TSMC then discover later that Samsung would have been better.

btw, what happened to GF ?

GF canceled 7 nm; I guess they didn't have enough money to support the R&D needed to develop advanced processes.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#22

Earlier quoted context omitted.

Those aren’t forgone conclusions. That’s just guesswork on a whiteboard roadmap. At 10nm we are already at a stage where quantum effects start to dominate, and it’s not clear how much further these classical effects can scale. 7nm was “a process too far” for Intel, and it is a bit of a miracle that TSMC managed to pull it off.

5nm isn't just on a whiteboard, it's in risk production already at TSMC. Volume production is slated for Q1 2020, less than a year away, and TSMC tend to be accurate with their estimates.

I hope you're right, but it's hard to imagine they aren't going to hit an unexpected wall at some point. The question is where is the wall? Basically you can never predict and unknown unknown.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#23

I hate when acronyms prevent people from understanding important parts of an article. Here you go. TSMC = "Taiwan Semiconductor Manufacturing Company, Limited, also known as Taiwan Semiconductor, is the world's largest dedicated independent semiconductor foundry" (from Wikipedia).

Eh? https://hn.algolia.com/?query=tsmc

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#24
post #7

> by our estimate TSMC will be a "full node" ahead of both Intel and Samsung How times have changed! I still vividly remember Intel being a full node ahead of everyone else with their release of 22nm node. For example, see this article from 2012: https://www.extremetech.com/computing/127987-deliberate-exce... This too shall pass.

>How times have changed! I still vividly remember Intel being a full node ahead of everyone else with their release of 22nm node. For example, see this article from 2012:

Vividly remember, I was reading this and assuming it is going to be way back.... 22nm and 2012 really wasn't that long ago :D

Intel has had the processing node leads on CPU since the 90s. I vividly remember Pentium were always at least one year ahead of AMD. That was the Pentium, Pentium MMX .... Not quite sure if it was the case in 386 / 486 era.

I remember 180nm was already in AMD Athlon era, so it was likely in 2xx nm or 3xx nm.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#25

Earlier quoted context omitted.

5nm isn't just on a whiteboard, it's in risk production already at TSMC. Volume production is slated for Q1 2020, less than a year away, and TSMC tend to be accurate with their estimates.

I hope you're right, but it's hard to imagine they aren't going to hit an unexpected wall at some point. The question is where is the wall? Basically you can never predict and unknown unknown.

>I hope you're right,

5nm started risk production were direct from TSMC report. They are expecting even faster ramp than 7nm. And TSMC has a history of being very conservative.

Their approach has been iteration rather than a leap like Intel did. And you can bet it will arrive on scheduled for next year's Apple iPhone.

There are roadmap, tools, technique for 3nm ( As explained in the Article ) and even 2nm. So none of these are pipe dreams. As long as these customers can keep paying top dollar to be on leading node, TSMC seems to have no problem with innovating. The question is when will these clients slow down and stop paying every year because leading node is too expensive. Basically the cost of designing leading node is doubling every two year. So we are seeing something like the inverse of Moore's Law.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#26
post #5
post #4

Earlier quoted context omitted.

Yes, although there was an element of luck that Intel 10 nm failed at the same time that TSMC 7 nm came out smoothly. The opposite situation happened back at 32 nm and could happen again.

yeah but how many nm are left? There's a phsyical limit to transistor size!

There is a lot of density that can be increased. The node size doesn't represent transistor size, not even the gate size.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#27
post #5
post #4

Earlier quoted context omitted.

Yes, although there was an element of luck that Intel 10 nm failed at the same time that TSMC 7 nm came out smoothly. The opposite situation happened back at 32 nm and could happen again.

yeah but how many nm are left? There's a phsyical limit to transistor size!

Remember the node size is more of a marketing term than anything now, and doesn't represent any actual dimension of the silicon.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#28

Earlier quoted context omitted.

7 -> 7+/P -> 5 -> 5+/P -> 3 are all in the works already and that's just TMSC

Those aren’t forgone conclusions. That’s just guesswork on a whiteboard roadmap. At 10nm we are already at a stage where quantum effects start to dominate, and it’s not clear how much further these classical effects can scale. 7nm was “a process too far” for Intel, and it is a bit of a miracle that TSMC managed to pull it off.

Arguably, everything about a mosfet is a quantum effect.

But anyway, undesirable quantum effects have been problematic for almost a decade, and were overcome with a variety of techniques (inc FinFET).

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#29

Earlier quoted context omitted.

Those aren’t forgone conclusions. That’s just guesswork on a whiteboard roadmap. At 10nm we are already at a stage where quantum effects start to dominate, and it’s not clear how much further these classical effects can scale. 7nm was “a process too far” for Intel, and it is a bit of a miracle that TSMC managed to pull it off.

5nm isn't just on a whiteboard, it's in risk production already at TSMC. Volume production is slated for Q1 2020, less than a year away, and TSMC tend to be accurate with their estimates.

You could have said the same things about Intel and 7nm a few years ago. It’s not certain that they can de-risk it until they actually do.

Re: TSMC Talks 7nm, 5nm, Yield, and Next-Gen 5G and HPC Packaging

#30
post #20

Earlier quoted context omitted.

Those aren’t forgone conclusions. That’s just guesswork on a whiteboard roadmap. At 10nm we are already at a stage where quantum effects start to dominate, and it’s not clear how much further these classical effects can scale. 7nm was “a process too far” for Intel, and it is a bit of a miracle that TSMC managed to pull it off.

I think an important difference is that EUV exists now.

That’s how you make the chip. I’m not doubting that you can get manufacturing smaller, for a while[0]. But will it still work? You’re getting into the domain where electrons start tunneling across transistors and such. There is a wall that we will hit where lithography can take us no further—we’ll need atomic precision to break through that wall. It’s just a question of where that wall is...

[0]: Higher frequency UV light is more tightly focused, but also imparts more energy. At some point the blasting power of a single photon does damage on a scale larger than the wavelengths involved, at which point EUV will take you no further.

Post reply on HN