Details on the ETH Zurich open source ASICs can be found here: https://github.com/open-source-eda-birds-of-a-feather/open-s... Presented at DAC 2025
ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
11–20 of 20 posts
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#12Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#13Details on the ETH Zurich open source ASICs can be found here: https://github.com/open-source-eda-birds-of-a-feather/open-s... Presented at DAC 2025
Is it even possible to design serious ASICs without expensive tooling?
But I was actually pleasantly surprised by how close they are.
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#14Details on the ETH Zurich open source ASICs can be found here: https://github.com/open-source-eda-birds-of-a-feather/open-s... Presented at DAC 2025
Is it even possible to design serious ASICs without expensive tooling?
Not the gdb support via jtag that software engineers need, they have that. But the various manufacturing test suites, which do modify gate netlists, and automated circuit characterization techniques that electrical engineers and the manufacturing engineers use.
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#15Crazy how successful the ETH open source designs were. The pop up in lots of places.
https://www.topuniversities.com/world-university-rankings ETH is at 7 Not too shabby for such a tiny country.
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#16Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#17This is also the university that develops RumbleDB[0]. It uses JSONiq as its query language which is such a pleasure to work with. It's useful for dealing with data lakes, though I've only experimented with it because of JSONiq. [0] https://github.com/RumbleDB/rumble
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#18Details on the ETH Zurich open source ASICs can be found here: https://github.com/open-source-eda-birds-of-a-feather/open-s... Presented at DAC 2025
Is it even possible to design serious ASICs without expensive tooling?
If you can get a "library" from somewhere (like the one Google released from Skywater), then you can use static timing analysis on the interconnect between the library blocks. Performance metrics will all be mediocre, but it will be relatively quick to design and cheap to produce if you have sufficient volumes. This is why so many of the RISC-V processor implementations suck.
If you want to design analog, RF, or high-speed, then the expensive tooling is required. You need especially need DRC and extraction (parasitics from passives, transistor numbers, etc.) for proper analysis and design.
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#19This course is actually mandatory in the first year of the CS undergraduate program here at ETH. I remember it very fondly for its great (and passionate) lecture and the hands on experience building a MIPS cpu in the exercise sessions. Probably the best lecture in my undergraduate.
Re: ETH-Zurich: Digital Design and Computer Architecture; 227-0003-10L, Spring, 2025
#20Does anyone know how this course compares to the NAND2Tetris course?
You can check out Onur Mutlu's videos on YouTube. I'd say it is much more demanding than NAND2Tetris.