Is any of this applicable to designing a CPU cache?
The CHERI project have some bug trackers on designing real CPU caches.
Or implementing, perhaps. The design is almost simple but getting everything right is very hard.
Design of a Modern Cache (2016)
11–11 of 11 posts