Viewing profile — zir_blazer
zir_blazer
HN member- Joined
- Sat, Jun 27, 2026, 8:48 AM UTC
- HN karma
- 5
- Public activity
- 4 items
- HN profile
- View on Hacker News ↗
About zir_blazer
No profile information was provided.
Recent public activity
-
comment
Comment #49325544
>> I believe that only the first Pentium 3 core, Katmai, did this. > No, all Pentium 3s as well as the Pentium M. Pentium 4 notably didn't suffer from it, but it of course had many…
-
comment
Comment #49324098
> Additionally, some CPUs at the time only had a 64-bit data path and had to split SSE2 ops, but because of their 4-1-1 decode template, could only decode one such instruction per …
-
comment
Comment #49127027
Currently it should work only with Phoenix based APUs (8700G and 8600G, the non-IGP 8700F and 8400F, and whatever other GE or PRO versions of those). It was already mentioned elsew…
- story