Live data from Hacker News

Viewing profile — victor82

victor82

HN member
Joined
Sun, Nov 03, 2019, 12:38 AM UTC
HN karma
160
Public activity
23 items

About victor82

contact info: victor@avoid.contact

Recent public activity

  1. story
  2. story
  3. comment
    Comment #36562898

    The solution codes are not available as you can continuously update your solution.

  4. comment
    Comment #36562452

    The solution exposed don't seems competitive enough to solve with good rank the problem exposed here https://highload.fun/tasks/14 That site is really good to play with SIMD code.

  5. comment
    Comment #33911291

    Seems there is not bytearray implemented, can't test further :(

  6. comment
    Comment #33772859

    "but it worked fine before" talks about the observed behavior

  7. comment
    Comment #33772745

    It is not explained why points 31 to 36 are valid, unlike HDL synthesis tools, C compilers are pretty deterministic, same input same output, except timestamps, etc. If an UB adopt …

  8. comment
    Comment #33430663

    Location: Santiago, Chile Remote: Yes Willing to relocate: to USA/Singapore/Netherlands/Australia/UAE/Germany Technologies: FPGAs, Verilog, AmaranthHDL, C/C++, Python, Golang Résum…

  9. comment
    Comment #32283055

    Well, that code is module without any context (ie: connected to nothig), it just have 2 inputs (clk and rst), and an "output" with the current sum, after it reach the desired value…

  10. comment
    Comment #32282547

    You can avoid using abstractions and write it directly on the silicon, it's not really difficult, it turns into a bunch of muxes, registers and adders (as shown in the link below) …

  11. comment
    Comment #31725752

    According to golem.de's report, Prodigy has its own VLIW ISA, and Qemu achieves compatibility with the other mentioned ISAs.

  12. story
  13. comment
    Comment #30523337

    Location: Chile Remote: Yes Willing to relocate: Could be, depends on the place and project Technologies: C, Golang, Python, VHDL, Verilog, Amaranth HDL, FPGAs Résumé/CV: https://w…

  14. story
  15. story
  16. comment
    Comment #28968981

    Thank you for sharing you all digital radio project! It is a nice example of nMigen usage, sadly there are not many ultra-cheap FPGA boards with 5GHz SerDes to try it.

  17. story
  18. comment
    Comment #25871330

    Thank you for the write-up, I love the way you use CMBC to construct your algorithm, seem like a way to synthesize code :) Thanks also for point CMBC, I was looking for something l…

  19. comment
    Comment #25723135

    If you are already familiar with Python I could recommend start with this tutorial: https://github.com/RobertBaruch/nmigen-tutorial

  20. comment
    Comment #25645789

    Hi! your application system is kind of flawed, it don't offer you a form nor any chance to include your github link nor respond the questions.

  21. story
  22. comment
    Comment #24345557

    What exactly you are looking for in Chile?, the applications just say "open application", and don't have the role description.

  23. story