Viewing profile — ta_vhdl
ta_vhdl
HN member- Joined
- Sun, Sep 08, 2013, 11:57 AM UTC
- HN karma
- 1
- Public activity
- 1 items
- HN profile
- View on Hacker News ↗
About ta_vhdl
No profile information was provided.
Recent public activity
-
comment
Comment #6348484
Why not using a higher level language like confluence, or some other tool which help you generate the verilog boilerplate for this kind of situation?