Live data from Hacker News

Viewing profile — syntheticgate

syntheticgate

HN member
Joined
Thu, Mar 09, 2023, 2:54 PM UTC
HN karma
20
Public activity
12 items

About syntheticgate

No profile information was provided.

Recent public activity

  1. comment
    Comment #44742242

    Our thesis is that it's both a hardware and software problem! Which, as steve said, is why we're doing both. We can look at designs across the whole stack, from chips chosen, FPGA …

  2. comment
    Comment #44742211

    Yes it certainly can be done, but there's a cost and design complexity with doing that too. I did a quick count of gimlet (our server sled's) power rails and got to over 26 differe…

  3. comment
    Comment #44742144

    In Oxide's design, we do have a 54V DC busbar so that's what the rectifiers put out, and runs vertically up and down the back of the rack. The power connection into each of the cub…

  4. comment
    Comment #44739522

    At a certain point in EE power design you don't really want to go from 54V -> point of load for every rail (1.8V, 1.1V, 0.9V, SVI3 rails etc), so sticking with an intermediate volt…

  5. comment
    Comment #43922910

    Huge fan of nvc, can't recommend it highly enough! It is fast, has excellent language support and issue response on github is amazingly fast even though this is a hobby project. We…

  6. comment
    Comment #42663239

    I'll second the Kester recommendation, the stuff is a bit expensive but if you've used bad solder you know it's worth it! I'm using Kester 275 on the bench and have been very happy…

  7. comment
    Comment #41074398

    lol, I'm working on an FMC-FPGA interface at work right now and discovered this same chipselect behavior.

  8. comment
    Comment #39840313

    I believe this is referring to a little board with an STM32G031 part that exposes a PMOD i2c interface and we use it for programming serial numbers into FRUID EEPROMs on the manufa…

  9. comment
    Comment #38033801

    We ship you the whole rack you bought, either to your own on-prem datacenter or your preferred colo partner etc. Once on-site, assuming the infrastructure is already in place, it's…

  10. comment
    Comment #37696432

    I'd suggest design complexity has scaled at a faster rate than the autorouting tech. In a closer-to-DC world years ago, optimal routing was nice but often not a requirement. In tod…

  11. comment
    Comment #37550292

    Not really, at least not apples-apples for something like a Pi. There are a couple of different aspects to this, one is that soft-logic it typically slower than hard-logic so you j…

  12. comment
    Comment #35082002

    Author here. One thing I really enjoy about this team is that we're trying to avoid silos and build a cohesive team that can flex when needed. As Matt mentioned, a number of the bo…