Live data from Hacker News

Viewing profile — corsix

corsix

HN member
Joined
Tue, Sep 23, 2014, 9:24 PM UTC
HN karma
234
Public activity
54 items

About corsix

No profile information was provided.

Recent public activity

  1. comment
    Comment #44358687

    In this case, "atomic 128-bit store" is the special instruction, with the twist that half of those 128 bits contain a pointer.

  2. comment
    Comment #43921066

    You can start with this idea, and then make it _very_ performant by using bit counting instructions. See https://www.corsix.org/content/higher-quality-random-floats for an expositi…

  3. comment
    Comment #41623679

    Indeed, LuaJIT support for Windows/Arm64 was added in https://github.com/LuaJIT/LuaJIT/issues/593 , and there’s experimental out-of-tree support for Windows/Arm64EC in https://gith…

  4. comment
    Comment #40934474

    For an implementation of logical immediate encoding without the loop, see https://github.com/LuaJIT/LuaJIT/blob/04dca7911ea255f37be799...

  5. story
  6. story
  7. comment
    Comment #39961024

    AArch64 NEON has the URSQRTE instruction, which gets closer to the OP's question than you might think; view a 32-bit value as a fixed-precision integer with 32 fractional bits (so …

  8. comment
    Comment #39522553

    Unfortunately things aren't so simple, as when doing JIT compilation, LuaJIT _will_ try to shorten the lifetimes of local variables. Using the latest available version of LuaJIT ( …

  9. comment
    Comment #38978549

    Some compute might be on the AMX units (dedicated matrix multiplication coprocessor, closely attached to the CPU, distinct from both ANE and GPU). They gained bf16 support in M2.

  10. comment
    Comment #38914828

    close() is documented as a cancellation point, and is the kind of syscall that might crop up in a destructor.

  11. comment
    Comment #38195428

    Using your cdf framing, while there is a point about [0, 1) versus (0, 1] intervals, the bigger point of the article is about whether said cdf holds for any IEEE-754 double-precisi…

  12. comment
    Comment #37934946

    Oh, cute. It looks like they ever-so-slightly overweight the probability of values whose mantissa is entirely zeroes though. For example, the probability of hitting exactly 0.5 sho…

  13. comment
    Comment #37748766

    https://www.corsix.org/content/whirlwind-tour-aarch64-vector... is my take on NEON, albeit not quite the same form factor as the OP.

  14. comment
    Comment #37261799

    I think https://github.com/LuaJIT/LuaJIT/commit/6a2163a6b45d6d251599... improved things a bit, notably making automatic tarballs work again.

  15. comment
    Comment #37261769

    I’m pleased to see FUTEX2_SIZE_U64, but saddened that it isn’t actually implemented. It has always seemed like a very useful primitive to have.

  16. comment
    Comment #37261718

    Also interesting is that https://luajit.org/status.html now states “LuaJIT is actively developed and maintained” (whereas for the last ~5 years, “actively” isn’t a word I’d have us…

  17. comment
    Comment #37087890

    Per https://www.stateof.ai/compute , one of the players in the market has ten thousand GPUs in a private cloud. Out-computing just that one player is hard enough, let alone out-com…

  18. comment
    Comment #37040598

    The trie structure described in the article can be (ab)used to export an infinite number of symbols from a library: https://www.corsix.org/content/exporting-an-infinite-number-...

  19. comment
    Comment #36157945

    From a hardware perspective, vector instructions operate on small 1D vectors, whereas tensor instructions operate on small 2D matrices. I say “instructions”, but it’s really only m…

  20. comment
    Comment #35684924

    Assuming that you're after "round to nearest with ties toward even", then the quoted numpy code gets very close to `vcvtps2ph`, and one minor tweak gets it to bitwise identical: re…

  21. comment
    Comment #35680366

    The first niche that came to mind was x86 code running under Rosetta 2; despite ARM having an equivalent to F16C, Rosetta 2 doesn’t translate AVX, and F16C doesn’t have a non-AVX e…

  22. comment
    Comment #33503377

    Using the notation from the article, N+K is sufficient for RS(N,K). One point of confusion is that different authors use different notation; some use RS(num data shards, num parity…

  23. comment
    Comment #33494316

    The next article in blog order is one application: https://www.corsix.org/content/reed-solomon-for-software-rai... Another application is crypto: the SubBytes step of AES maps very…

  24. comment
    Comment #33494080

    Alternatively, the following pair of articles, the first of which is already referenced as a footnote in the OP: http://www.corsix.org/content/galois-field-instructions-2021... htt…

  25. comment
    Comment #33160432

    Lua gets this right - the lowering of loops (e.g. https://www.lua.org/manual/5.1/manual.html#2.4.5 ) says “var is invisible” and has “local v = var”, the latter akin to Go’s “item …