Viewing profile — amluto
amluto
HN member- Joined
- Mon, Oct 01, 2012, 4:18 PM UTC
- HN karma
- 24,261
- Public activity
- 6,771 items
- HN profile
- View on Hacker News ↗
About amluto
No profile information was provided.
Recent public activity
-
comment
Comment #49222786
This system barely deserves a PLC. The modules are only a couple of extremely basic analog inputs and outputs, plus a wildly outdated and unsupported HMI. And the entire plant coul…
-
comment
Comment #49217747
Sometimes I wonder whether one could design PLC-style software by first expressing the system’s constraints and then writing the actual code and having either (preferably) formal v…
-
comment
Comment #49217725
Another odd observation about the industry. For better or for worse, I inherited a little system controlled by a Fanuc PLC. It had a bug and would occasionally get stuck in a bad s…
-
comment
Comment #49217395
Got data? I think any even remotely serious attempt will discover a very mixed bag. I had an LLM pull data from various places in California and New York (because doing it by hand …
-
comment
Comment #49217073
You can also find all kinds of interesting water infrastructure, often with no electronics, all around town. It rarely has any sort of security beyond a padlock.
-
comment
Comment #49214545
Given a choice between: (a) non-walkable neighborhoods with big houses, big roads and cars everywhere, versus (b) smaller houses or apartments but fewer cars, walkable neighborhood…
-
comment
Comment #49211877
> That means you can't observe the kernel itself, but instead you observe a key that signs a kernel. You can observe the kernel. It’s just extremely awkward because upgrading the k…
-
comment
Comment #49197969
This particular UB is not one of the subtle cases. You will almost certainly get illegal instruction signals if you mess this up.
-
comment
Comment #49197256
No way, ARM screwed this up less than Intel and at least allows user code to access the control bit. Intel’s equivalent, DOITM, is not accessible at CPL3.
-
comment
Comment #49191354
In today’s “agentic” world, everyone seems to have forgotten approximately everything we used to know about security. And this new CPU is going all in on value speculation. Delight…
-
comment
Comment #49190727
For amusement, one could calculate the fraction of the population that has a blended exclusivity score In the extreme case of using many independent traits, I think one might find …
-
comment
Comment #49177570
> having a virtual store for credentials that could be backed by whatever. An OS can do this. But it’s extremely awkward for an OS to do so in a way that is itself TPM-backed witho…
-
comment
Comment #49177459
> Wouldn’t that be the job of the software TCB to ensure only the appropriate user is given access (and prevent the user from accessing the TPM directly obviously)? This only works…
-
comment
Comment #49177244
This is someone related to a major TPM pet peeve of mine: the TPM only really cares about global device state and has no concept that a device may be a multi-user system, have mult…
-
comment
Comment #49161181
They made an extremely strong claim: > None of this would matter if it changed the model's answers If they want to assert that the answers don’t change, then perhaps they should ca…
-
comment
Comment #49147839
How about a way to use contactless payments on, say, a Pebble watch?
-
comment
Comment #49134808
I have never, in my entire personal history of kernel development, successfully reproduced a paging structure cache bug. I have stared at these sorts of bugs and puzzled them out. …
-
comment
Comment #49134623
This bug is almost certainly not a bug in ripgrep or Rust or musl or any user code at all. Maybe one could complain that musl is using an inferior allocator that is freeing then im…
-
comment
Comment #49134558
In the history of Linux that I'm aware of (and I've been nose-deep in this stuff on and off for quite a while), these issues are almost never debugged because they're reproduced --…
-
comment
Comment #49134550
After more digging, I bet it's a paging-structure-cache flush bug. I've debugged these before, and they're nasty, hardware dependent, hard-to-reproduce issues. Looks like the code …
-
comment
Comment #49134111
Nice sleuthing, nonsense explanation. An extra TLB flush is never an error. (The CPU is free to flush whenever it feels like doing so.) The error seems to be that somehow a zero-pa…
-
comment
Comment #49131585
I think there’s a difference between what people think they’re aiming at and what they actually aim at. Media DRM makes it harder for the person who can already legally access it t…
-
comment
Comment #49114070
This doesn’t quite count as “API”, but OpenAI’s roll out of OAuth device code authentication was poor, to say the least.
-
comment
Comment #49111024
Seems backwards to me. I even bought a 16 Pro because I wanted a nicer phone, and I returned it because I liked it less than the Mini. If there was a new Mini I would have purchase…
-
comment
Comment #49107900
The “re-run” part might be rather awkward when your model is poking outside its sandbox to pwn someone else’s system :)