Viewing profile — JensSeiersen
JensSeiersen
HN member- Joined
- Fri, Apr 12, 2013, 11:14 AM UTC
- HN karma
- 4
- Public activity
- 2 items
- HN profile
- View on Hacker News ↗
About JensSeiersen
No profile information was provided.
Recent public activity
- story
-
comment
Comment #13079648
A logic-gate/register netlist, i.e. a digital schematic of your design. This is done by a synthesizer program. It is then mapped to the available resources of your chosen FPGA, by …